EP0695094

Publication Title:

Decompression system for compressed video data for providing uninterrupted decompressed video data output

Abstract:

Abstract of EP0695094

A video decompression system (100) for decompressing consecutive streams of compressed video data to provide a continuous, uninterrupted decompressed video data output stream comprises a controller (110), decompression circuits (120), each circuit having a compressed video data buffer (121), a decoder (123), and a decompressed video data buffer (125). Each of the compressed video data buffers (121) is coupled to an input switch (105) and each of the decompressed video data buffers is coupled to an output switch (115). Simultaneous decompression in the circuits (120) results, when necessary, in each decompression circuit (120) having several frames of decompressed video data available for immediate display before that decompressed video data is actually required. Alt;MATH> Data supplied from the esp@cenet database - Worldwide

Courtesy of http://v3.espacenet.com



II) EP 0 695 094 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 31.01.1996 Bulletin 1996/05 (51) Int CL6, H04N 7/26

(21) Application number: 95305118.2

(51) IIII CI.*. 110414 772

(22) Date of filing: 21.07.1995

(84) Designated Contracting States. DE FR GB


(30) Priority: 22.07,1994 US 278761

(71) Applicant: Hewlett-Packard Company Palo Alto, California 94304 (US) (72) inventor: Adams, Christopher Menio Park, CA 94025 (US)

(74) Representative Powell, Stephen David et al London WC2E 7PB (GB)

(54) Decompression system for compressed video data for providing uninterrupted decompressed video data output

(57) A video decompression system (100) for decompressing consecutive strames of compressed video data to provide a continuous, uninterrupted decompressed video data output strame compressed video data output strame compressed video data output strame compressed video data buffer (121), each circuit having a compressed video data buffer (121) is coupled to an ord a decompressed video data buffers (121) is coupled to do that buffer is coupled to an output switch (115). Simultaneous decompression in the circuits (120) results, when necessary, in each decompressed video data having several triemes of decompressed video having several triemes of decompressed video available for limmodate display before that decompressed video data is actually required.



This invention is in the field of video data and the provision of video data to users. In particular, it relates to methods and apparatus for decompresing compressed video data.

For purposes of this description, video data typically comprises the video and audio data do contained in a stored video program. However, other data including but not itemited to ext and graphics may be included in the video. 10 data without in any way affecting the operation of the present invention or the substance of this description. All references herein to video data should therefore be considered in the medical provided some

Video servers for providing video data to users are 18 known. Although uncompressed video data can be stored in such servers and sent to users, the sheer smount of data in even a short video program usually requires that the video data be stored and manipulated in a compressed form. Methods and apparatus for aczoomplishing the compression and decompression of video data are known.

One known compression format is sponsored by the Motion Picture Expert Group and is known as MPEG.

Although both an MPEG-1 and an MPEG-2 compression of format are known, their differences are not relevant to the present invention.

MPEG compression is based on the fact that from one frame of video data to the not, there are comparatively few changes, even when objects or persons are in motion. It is therefore not necessary to store all of the video data contained in each frame. Pathon, after a base frame has been stored, each successive frame can be recreated by storing only the video data that describes objects or persons that have either changed or moved. Periodically, a complete frame of video data must be stored to re-initialize the process. This type of data compression is called motion compensation.

MPEG compressed video data consists of three types of frames. The lirst, an intra coded frame (hence, an I-frame) provides all the video data needed to fully describe that particular frame. A predicted frame (hence, a P-frame) provides only information about how the P-frame differs from the last I- or P-frame. Finally, a bi-directional frame (hence, a B-frame) provides information 45 about how the B-frame differs from both the preceding Ior P-frame and the next I-or P-frame. The decompression of the video data contained in a B-frame requires the decompression of two frames, either both I-frames, an I-frame and P-frame, or both P-frames. Decompressing a P-frame requires the video data contained in the preceding P- or I-frame. Typically, storing an I-frame requires three times as many bits as a P-frame, and storing a P-frame requires roughly three times as many bits as a B-frame. These relative storage requirements of the I-, B-, and P-frames are provided only for comparison purposes and no limitation of the present invention to the stated relative storage requirements should be implied.

Fig. 1 shows the typical transmission and display order of a series of MPEG compressed video data frames. As P-frames need the video data contained in a decoded I-frame to be decoded, and as B-frames need the video data contained in either or both a decoded I-frame and a P-frame, the transmission order of compressed MPEG frames differs from the display order of decompressed MPEG frames. Both the transmitted and displayed frames begin with an I-frame, and another I-frame occurs roughly every fifteen frames thereafter. During transmission, two B-frames are preceded by a P-frame. When displayed, after the first I-frame, two B-frames follow, and then a P-frame. As neither a B-frame or a P-frame can be decompressed without reference to an I-frame, all compressed video data streams must begin with an I-frame

Aircown architecture for decoding MFEB video data streams is shown in Fig. 2. Decompression system 10 consists of compressed video data buffer 11, dececer 13, and decompressed video data buffer 11, A ninput but 5 provides a reternal or compressed MFEB video data to buffer 11 As but 15 provides wideo data at niked rate, come time despess before enough video data is stored in buffer 11 for decoder 13 to begin decompressing the video data.

A laboray fime exists before enough video data onters buffer 11 for decoder 13 to begin decompression. This latency time is herein called buffer filling latency time. An even longer latency time occurs due to the nature of the MPEG video data. Either an I-frame and a P-frame, two P-frames, or two I-frames must be decompressed and vasiable before a 8-frame can be decompressed. Typically two B-frames are transmitted after a P-frame. The system must receive and decompress has 1- and/or P-frames before the 8-frames can be decompressed. The time required for this decoding and reordering is herein called a reordering latency time.

The effect of the reordering latency time is noticeable every time is new video program begins. The rootod during latency time and the buildri filling latency time Logether result in the system generaling several blank frames between the o'd and new video programs while the new video program is decompressed sufficiently for display, in some known systems, as many as eight such blank frames are getween the consecutive video programs. These blank frames are highly undesir-

All present, no known system corrects this deficiency at acceptable cost

A first preferred embodiment of the present invention comprises a vide decorpression system that can accept multiple compressed video data streams as input. For purposes of this description a compressed vision data stream and be comprised of a single video program or multiple video programs. Different viceo data stream or with therefore comprises different individual video programs. The video that streams may be available similar teneously at the input of the present invention or the programs.

can be received at different times. The system will decompress and display a first video data stream. Prior to the end of the first video data stream, the system will beoin accepting as input and decompressing another video data stream. At least several frames of the MPEG com- 5 pressed video data comprising the second video data stream will be decompressed and available for display as soon as the first video data stream ends. The bufter filling and reordering latency times which occur when the present invention begins to decompress its first video 10 data stream occur off-line, so the user has no direct experience of it. As successive video data streams begin, their buffer filling and reordering latency time occur while the previous video data stream is being decompressed and displayed. The user does not experience these la- 15 tancies either. In known systems, the user experiences both the buffer filling and the reordering latency times as blank frames between successive video data streams every time a new video data stream begins.

In the preferred embodiment, the input switch controlls his flow ratio of two vides od as treams on two vides
data input lines which comprise the inputs of the preferred embodiment. Instally, the first vides data stream
flows into the present invention at a first rate. When the
second vides data stream is later allowed to flow, it flows
to the system at a second rate on the second line. In
the preferred embodiment, the first rate is higher than
the second rate. In other embodiments, this need not be
the case. The input switch can halt the flow of either
stream.

The input switch is in turn coupled to two decompression circuits, each circuit comprising a compressed video data buffer, a decoder, and a decompressed video data buffer Incoming compressed video data is stored in the compressed video data buffer, decompressed in 35 the decoder, and stored temporarily in the decompressed video data buffer. The decompressed video data buffer from both circuits is in turn coupled to an output switch.

Both decompression circuits and the input and output switch are coupled to a microcontroller. Under instructions from a stream scheduler, the microcontroller
determines which decompression circuit will accept vidod

Prior to the end of the first video data stream, the system will first the nput swish to begin flowing the second video data stream into the second decompression critical the second data. Second trains several trains of the second video data stream will be decompressed and stared in the decompressed video data stream will be decompressed or data butter before the limit video data stream ones. When the limit video data stream ends. When the limit video data stream ends, then the decompressed second video data stream and smilltaneously increases the rate of video data flow into the second decompression critical to the first rate, in this

manner, successive video data streams are displayed without the user seeing any blank frames between the video data streams or experiencing the buffer filling and reordering latency times directly.

Processing at first and second rates by alternate decompression circuits continues indefinitely until all video data streams have been displayed.

The preferred embodiment will now be described in detail with reference to the figures listed and described below.

Fig. 1 shows typical MPEG compressed frame transmission and decompressed frame display sequences(Prior Art):

Fig. 2 shows a known system for decompressing video data (Prior Art);

Fig. 3 is a block diagram of the preferred embodiment of the present invention; and

Fig. 4 is an example showing the relative rates of video data transmission through the first and second decompression circuits of the present invention during typical use.

A first preferred embodiment of the present twenton is illustrated in Fig. 3. Decompression system 100 commisses input switch 105, first and second decompression circuits 129 and 130, which in turn are further compressed respectively of compressed video data buffers 121 and 131, first and second decoded 129 and 133, output switch 115 and microcontroller 110. Stream scheduler 150 is coupled to microcontroller 110. Microcontroller 110 is a commercially available Motorola 68331 microcontroller and requires no further description hereit description.

In each decompression circuit, the compressed video data buffer is coupled to the decoder, which is in turn outpet to the decoder, which is in turn outpet to the decompressed video data buffer. The decoders in the preferred embodiment are commercially availed in the preferred embodiment are commercially and the preferred embodiment are commercially and the preferred embodiment of the preferred embodiment of the commercial preferred embodiment of the preferred embodiment of the commercial preferred embodiment are commercially and the commercial preferred embodiment ar

Input switch 105 is ocupled to two compressed video data input lines, both compressed video data input lines, both compressed video data butlers 121 and 131, and to microcontroller 110. Output switch 115 is smiliarly coupled to decompressed video data butlers 125 and 135 and 150 in unitary or the second video data butlers 110 in utiliary or the second video data butlers 121 and 131, as well as to server controller 150. Although microcontroller 110 coeless instructions from stream schedulor 150 does not form part of the present invention.

Although shown as separate buffers in Fig. 3, the compressed and decompressed video data buffers can be realized as a single buffer which would be accessed in a known manner. The exact configuration of the buffers can therefore be varied considerably from the illustrated embodinant without changing the present invention in a material way. In the preferred embodiment, the buffers comprise ceptit 256K works by 16 bits dynamic random access mismories ("DRAMS") coupled to him decoder. The DPAMS are commancially available, mismorially available, including Historia, and require no further description heteropea.

In operation, two separate compressed video data streams enter input switch 105. Under command of microcontroller 110, video data flows into one of the decompression circuits at a first rate and flows into the other at a second rate. For purposes of this description only, and without implying any limitation, video data will be assumed to flow initially into decompression circuit 120 at 15 a high rate and into decompression circuit 130 at a lower rate. It should be understood that nothing herein constrains the second rate to be less than the first rate. Although the preferred first embodiment uses a first rate of 15 mecabits per second and a second rate of 7.5 meg- 20 abits per second, these rates were chosen to reduce overall bandwidth demands. The second rate in other embodiments could be the same or indeed higher than the first rate.

As compressed video date buffer 121 begins to fell with the video data is receiving at high real, colored 123 begins decompressing that video data. Decompressed rises data buffer 125. After the first I and Prizames have been decompressed and stored in decompressed video data buffer 125. After the first II and Prizames have been decompressed and stored in decompressed video data buffer 125. decompressed of the B-trames that separated the I- and P-trames begins. Decompressed video data buffer 125 in the proper order under the direction of microcontroller 110 and sent 35 through cupin switch 115 can output bus.

When the first compressed video data stream is mastly linished, the process of decompression begins in decompression begins in decompression begins in decompression circuit 120. Microcontroller 110 instructs input switch 105 to begin flowing the second compressed 40 video data stream into decompression circuit 130, albeit at the second, lower rate. If the video stream being decompressed in decompression circuit 130 is very long, it is possible that decompression circuit 130 will full its decompressed video data buffer to capacity prior to the 45 completion of the first video data stream, despite the microcontroller only ordering the second decompression circuit 10 begin operation shortly before the first video data stream is predicted to end. Microcontroller or 110 will in that case matural input switch 105 to slop the flow of 50 video data in decompression circuit 140.

Once the video program flowing into decompression crucil 120 ends, decompression cricial 130 has several frames of video data decompressed and ready for immediate display or output. Output switch 115 would be instructed by microcentroller 110 to switch the output to decompression circuit 130 as the output from decompression circuit 120 ands, insuring a continuous gener-

ation of decompressed video deta without any brain farmes between video starems input svide in 108 blockgins to flow the second video data stream into decompression circuit 130 at the higher, first rate of video data flow input switch 105 may provide decompression circuit 120 with a low rate of video data immediately, but it as more likely that no video data with be flowed into decompression circuit 120 for all least some interval of time. This process would continue allemantively, with each decompression circuit alternatively providing the output for he system in this manner, the briller filling and recideing latency times are not experienced by system users and no blank frames occur believen video programs.

An example of the process of alternatively providing video data to decompression circuits 120 and 130 is illustrated graphically in Fig. 4. At time T1, decompression circuit 120 is receiving and decompressing a first video data stream at a high rate. Decompression circuit 130 is not receiving video data. At time T2, microcontroller 110 has instructed input switch 105 to begin flowing the second video data stream into decompression circuit 130 at the second, lower rate. At time T3, the first video data stream being processed by decompression circuit 120 ends. Immediately, decompression circuit 130 begins recelving video data at a high rate, while simultaneously sending its stored decompressed video data frames to the output bus. At time T4, microcontroller 110 instructs input switch 105 to begin flowing the next video date stream into first decompression circuit 120 at the second, lower rate. At time Ts, the buffers in decompression circuit 120 are full and video data flow to that circuit ceases. At time T₆, the video data stream being decompressed by decompression circuit 130 ends. Decompression circuit 120 now receives its next video data stream at the high, first rate, while providing its stored decompressed video data frames to the output bus. Video data stream input to decompression circuit 130 ends until time T₇. when microcontroller 110 again instructs input switch 105 to begin flowing the next video data stream into decompression circuit 130 at the second, lower rate. At time To, the video data stream being decompressed by decompression circuit 120 ends and data stream input to that circuit is also ended, while simultaneously video data stream input to decompression circuit 130 is increased to the first, high rate and the stored frames of decompressed video data in decompression circuit 130's buffer are provided as output. This sequential process continues until all video data streams provided as input have been decompressed and provided as output in a continuous output stream.

Allhough the present invention has been described in detail with reference to only two decompression circuits, nothing herein should be taken to limit the present invention to only two such circuits. The expansion of the system to more decompression circuits would be a straightforward process and would provide even greater system flexibility and usualiness. In a system with more than two decompression circuits, the switching process than two decompression circuits, the switching process.

would obviously not have to occur atternatively or sequentially.

The present invention can be used in a real time display system, where different video programs must be displayed consecutively without pause. Video "clips" can 5 be played from random start points to random end points followed by another video "clip" with random start and end points, with no delay or blank frames between the "clips". It should be noted that such random start points compression will have to begin early enough to decompress the video data stream up to the "random" start point, as all preceding decompressed video data streams will have to be used to decompress the video data stream up to the chosen start point and then dis- 15 carded. The present invention is also useful in video data editing systems, where video data programs or portions of programs must be spliced together. Video program insertion, advertisement insertion and video editing are atenvironments within which the present invention would 20 be useful.

Claims

1. A system(100) for decompressing video data streams and for providing continuous video data output, the system(100) comprising:

an input switch(105) coupled to a plurality of compressed video data input lines, the switch(105) 39 capable of selecting input lines and capable of controlling the video data flow rate of the selected input

a plurality of decompression modules(120) coucled to the input switch(105) for decompressing 35 compressed video data received from the input switch (105) and storing decompressed video data:

an output switch(115) coupled to the decompression modules(120), the output switch(115) coupling only one of the decompression modules(120) 40 to an output bus at any time; and

a controller(110) coupled to the input switch (105), the decompression modules(120), and the output switch(115) for selecting which decompression module(120) will receive video data at a first 45 predefined rate, the decompression module(120) receiving video data at the first predefined rate also being coupled to the output bus by the output switch (115).

- 2. The system (100) of claim 1 wherein the decompression modules(120) not receiving video data at the first predefined rate subsequently receive video data at a second predefined rate.
- 3. The system(100) of claim 2 wherein the second predefined rate has a lower, the same, or a higher bit per second rate than the first predefined rate.

4. The system (100) of any preceding claim, wherein the decompression modules further comprise:

a buffer (121) for storing compressed video data:

a decoder (123) for decompressing video data; and

a buffer (121 or 125) for storing decompressed video data

- will require additional flexibility from the system as de- 10 5. The system (100) of any preceding claim, wherein the controller (110) commands the first switch (105) to halt video data flow at the second rate if the video data decompression module (120) receiving video data at the second rate cannot store any more decompressed video data.
 - 6. A video decompression system (100) comprising:

a first switch (105) coupled to at least two video data input lines, the first switch controlling the direction and rate of video data flow from the video data input lines:

at least two video data decompression arrays (120) coupled to the first switch (105), the video data decompression arrays(120) storing compressed video data, decompressing the stored compressed video data, and storing the decompressed video

a second switch(115) coupled to the video data decompression arrays(120) and to an output bus, the second switch(115) directing output from the at least two video data decompression arrays (120) to the output bus: and

a controller(110) coupled to the first switch (105), the video data decompression arrays(120). and to the second switch (115) for controlling the flow of video data through the system (100).

- 7. The system of claim 6, wherein the controller (110) commands the first switch (105) to provide video data to the first video data decompression array (120) at a first rate and to provide video data to the remaining video data decompression arrays (120) at a second rate a predefined period of time after the first video data array (120) begins receiving the video data at the first rate
- 8. The system of claim 7, wherein the controller (110) commands the first switch (105) to halt video data flow to the first video data decompression array (120) after a video data stream being decompressed by the first video data decompression array (120) has ended, the controller (110) also commanding the first switch to provide video data to a second video data decompression array (120) at the first rate after the first video data stream has ended.
- The system of claim 7, wherein the controller (110). commands the second switch (115) to couple the

50

30

36

45

50

55

first video data decompression array (120) to the output bus white the first video data decompression array (120) receives video data input at the first rate.

 A method for providing continuous decompressed video data to an output from a plurality of compressed video data streams, the compressed video data streams, the method comprising the steps of:

receiving the plurality of compressed video data streams:


selecting a first video data stream;


decompressing the selected first video data stream at a first rate for the duration of the first video data stream:

decompressing the remaining video data 15 streams at a second rate prior to the end of the first video data stream;

providing the decompressed first video data stream to the output; and

repeating the selecting, compressing, decompressing and providing steps until all the video data streams have been provided to the output.








FIG 4